hps_subsys

2024.05.11.17:36:51 Datasheet
Overview

Memory Map
agilex_hps f2sdram_adapter
 hps2fpga  lwhps2fpga  io96b0_csr_axi  io96b0_ch0_axi  axi4_man
  agilex_hps
f2sdram  0x0000_0000 - 0xffff_ffff
  emif_hps
s0_axi4  0x0000_0000_0000_0000 - 0x0000_00ff_ffff_ffff
s0_axil  0x0000_0000 - 0x07ff_ffff
  f2sdram_adapter
axi4_sub 

agilex_hps

intel_agilex_5_soc v3.0.0
f2sdram_adapter axi4_man   agilex_hps
  f2sdram
emif_hps s0_axil_clk  
  io96b0_csr_axi_clk
usr_clk_0  
  io96b0_ch0_axi_clk
s0_axil_rst_n  
  io96b0_csr_axi_rst
usr_rst_n_0  
  io96b0_ch0_axi_rst
io96b0_ch0_axi   emif_hps
  s0_axi4
io96b0_csr_axi  
  s0_axil


Parameters

generateLegacySim false
  

Software Assignments

(none)

emif_hps

emif_hps_ph2 v6.1.0
agilex_hps io96b0_ch0_axi   emif_hps
  s0_axi4
io96b0_csr_axi  
  s0_axil
s0_axil_clk   agilex_hps
  io96b0_csr_axi_clk
usr_clk_0  
  io96b0_ch0_axi_clk
s0_axil_rst_n  
  io96b0_csr_axi_rst
usr_rst_n_0  
  io96b0_ch0_axi_rst


Parameters

generateLegacySim false
  

Software Assignments

(none)

f2sdram_adapter

f2sdram_adapter v1.0


Parameters

generateLegacySim false
  

Software Assignments

(none)
generation took 0.00 seconds rendering took 0.02 seconds